

Content

Figure List.....	i
Table List.....	ii
Chapter 1. Introduction.....	1
1.1. Why IPv6	1
1.2. Why Network Processor	1
Chapter 2. Related Work.....	5
2.1. Transition Mechanism	5
2.1.1. Dual Stack	6
2.1.2. Tunneling	7
2.1.2.1. 6to4 Tunnel	9
2.1.2.2. 6over4 Tunnel	10
2.1.2.3. Tunnel Broker.....	11
2.1.3. NAT-PT with ALGs.....	12
2.1.3.1. Introduction to NAT-PT	12
2.1.3.2. Network Address Translation.....	13
2.1.3.3. Protocol Translation	13
2.1.3.4. Application Level Gateway	13
2.1.3.5. Why NAT-PT	14
2.2. Vitesse IQ2000.....	14
2.2.1 Data Flow Modules.....	16
2.2.1.1. FOCUS Interface.....	16
2.2.1.2. Packet Input Module (PIM)	16
2.2.1.3. Packet Output Module (POM)	16
2.2.1.4. Buffer Allocation/De-allocation (BAD).....	17
2.2.1.5. Smart Buffer Module (SB).....	18
2.2.2 Packet Processing Modules.....	19
2.2.2.1. FACET CPU.....	19
2.2.2.2. Data and Header Memory	20
2.2.2.3. DMA Coprocessor	20
2.2.3 System Modules.....	21

2.2.3.1.	MIPS Host Interface.....	21
2.2.3.2.	Fusion Bus	21
Chapter 3.	System Design	22
3.1.	System Software Architecture	22
3.2.	DNS-ALG	23
3.3.	Data Flow of NAT-PT with DNS-ALG	24
3.4.1.	Data Flow of IPv4 to IPv6	25
3.4.2.	Data Flow of IPv6 to IPv4	27
Chapter 4.	System Implementation	31
4.1.	Overview.....	31
4.2.	FOCUS Cell and Packet Type	33
4.3.	Buffer Allocation and Memory Management.....	34
4.3.1.	Header Buffer Allocation	34
4.3.2.	Memory Management.....	37
4.3.2.1.	Memory usage.....	37
4.3.2.2.	Payload Address in RDRAM	38
4.4.	Header Size Problem	39
4.5.	System Initialization	44
4.5.1.	Pre-Resolution in Chassis-Based NAT-PT.....	46
4.5.2.	Mapping Tables in Chassis-Based NAT-PT	47
4.6.	Processes in Data-Plane	48
4.6.1.	Packet Descriptor Modification	48
4.6.2.	Header Translation	50
4.6.3.	Enqueuing Process	57
4.6.3.1.	Enqueuing the OHD to Smart Buffer Queue	57
4.6.3.2.	Communication between PPE and MIPS.....	58
4.7.	Processes in Control-Plane	59
4.7.1.	IP-MAC Table Construction	59
4.7.2.	DNS-ALG	60
Chapter 5.	Performance Analysis	62
5.1.	Analysis on Various Methods of Address Resolution	62
5.2.	Performance Evaluation.....	66
Chapter 6.	Conclusion	68
Reference.....	69

Figure List

Figure 1.1 Evolution of Network Processor Platform.....	3
Figure 1.2 Data Flow in the Network Processor-Based Platform.....	4
Figure 2.1 Dual Stack Mechanism.....	7
Figure 2.2 Configured Tunneling.....	8
Figure 2.3 Automatic Tunneling	9
Figure 2.4 NAT-PT Translator.....	12
Figure 2.5 Block Diagram of IQ2000	15
Figure 2.6 Buffer Allocation in main memory.....	18
Figure 2.7 The Block Diagram of FACET CPU	20
Figure 3.1 System Software Block Diagram	22
Figure 3.2 Data Flow of IPv4 to IPv6 in Chassis-Based NAT-PT	27
Figure 3.3 Data Flow of IPv6 to IPv4 in Chassis-Based NAT-PT	30
Figure 4.1 Fundamental Packet Flow over Vitesse IQ2000.....	31
Figure 4.2 Buffer Allocation of Long HEADER_SIZE Configuration	40
Figure 4.3 Buffer Allocation of Short HEADER_SIZE Configuration	41
Figure 4.4 Variation of Header Buffer in Case of IPv4 to IPv6.....	43
Figure 4.5 Variation of Header Buffer in Case of IPv6 to IPv4.....	43
Figure 4.6 Proxy Resolution	45
Figure 4.7 Transparent Resolution	45
Figure 4.8 Pre-Resolution	46
Figure 4.9 IPv4 to IPv6 Function Flow Chart.....	53
Figure 4.10 IPv6 to IPv4 Function Flow Chart.....	54
Figure 4.11 Enqueue Process	57
Figure 4.12 Communicate Between PPE and MIPS.....	59
Figure 4.13 DNS-ALG Processing Flow Chart	61
Figure 5.1 Example of Proxy Resolution in PC-Based NAT-PT	63
Figure 5.2 Example of Transparent Resolution in NP-Based NAT-PT.....	64
Figure 5.3 Example of Pre-Resolution in Chassis-Based NAT-PT.....	65
Figure 5.4 Throughput Testing Environment.....	66
Figure 5.5 Throughput test of Chassis-Based NAT-PT.....	67

Table List

Table 4.1 PIM Input Descriptor of Header Type.....	35
Table 4.2 Input Descriptor of Complete Type.....	35
Table 4.3 Input Descriptor of Long Type.....	35
Table 4.4 Output Descriptor.....	37
Table 4.5 Input Complete Message.....	37
Table 4.6 Payload Address Mode.....	38
Table 4.7 Properties of Tables in Chassis-Based NAT-PT	47
Table 4.8 Header Translation in Chassis-Based NAT-PT System.....	51
Table 4.9 IPv4 to IPv6 IP Header Translation.....	51
Table 4.10 IPv6 to IPv4 IP Header Translation.....	52
Table 4.11 ARP Header Translation	56
Table 4.12 ND Header Translation	57
Table 5.1 Summarization of Three Resolution Methods	65

