Array ( [0] => Array ( [title] => L12A [link] => https://www.youtube.com/embed/8mKQ1LdztQo ) [1] => Array ( [title] => L12B [link] => https://www.youtube.com/embed/IlMaDdzHlBo ) [2] => Array ( [title] => L12C [link] => https://www.youtube.com/embed/TII8rMX3Yi4 ) [3] => Array ( [title] => L12D [link] => https://www.youtube.com/embed/sVtS5siEDI0 ) [4] => Array ( [title] => L12E [link] => https://www.youtube.com/embed/bXr5INvPiWQ ) [5] => Array ( [title] => L12F [link] => https://www.youtube.com/embed/SaWcx3hVhqQ ) [6] => Array ( [title] => L12G [link] => https://www.youtube.com/embed/bdNHCd8ti2g ) [7] => Array ( [title] => L12H [link] => https://www.youtube.com/embed/HgDE5qHPtbc ) ) 國立清華大學開放式課程OpenCourseWare(NTHU, OCW) - 第12講 Analysis of Clocked Sequential Circuits
  • A-
  • A
  • A+
03-5715131#35401 mengfen@mx.nthu.edu.tw 吳小姐

Title

第12講 Analysis of Clocked Sequential Circuits

第1節

L12A

第2節

L12B

第3節

L12C

第4節

L12D

第5節

L12E

第6節

L12F

第7節

L12G

第8節

L12H

Syllabus

章節大綱



L12A
       A Sequential Parity Checker

L12B
       Analysis by Signal Tracing and Timing Charts - part I

L12C
       Analysis by Signal Tracing and Timing Charts - part II

L12D
       State Tables and Graphs - Moore machine

L12E
       State Tables and Graphs - Mealy machine

L12F
       State Tables and Graphs - Serial Adder

L12G
       State Tables and Graphs - A 2-input, 2-output example and Summary

L12H
       General Models for Sequential Circuits
返回課程頁面

Social Share

課程資訊

Chapters

資料安全政策 | 個人資料保護政策

mengfen@mx.nthu.edu.tw 吳小姐

03-5715131#35401 (請於上班時間來電，中午12-13為午休時間)

Copyright © 2010 NTHU. CTLD. 本網站所有內容嚴禁任何商業行為僅供學術使用